AMS Verification Engineer (UVM/SV) - CMOS - Visas Supported”, The Hague
AMS Verification Engineer (UVM/SV) - CMOS - Visas Supported”, The Hague
-
The Hague, Nederland -
Geplaatst op: minder dan een week geleden
-
Onthouden -
Delen
Advertentietekst
Sr. Verification Engineer
A fantastic opportunity for an experienced Verification Engineer to join a market leading Semiconductor company, who specialise in MEMS precision timing.
This role will be performed alongside the team in Delft (The Netherlands), and the company can offer Visa and Relocation Support where required.
Responsibilities:• Developing SV-RNM models for both analog and mixed-signal circuits • Developing verification plan from chip or block specifications • Developing UVM-based verification environment (scoreboards, monitors, sequencers, etc.) • Developing digital-top verification in System Verilog• Defining and writing System Verilog Assertions (SVA) • Defining and writing functional coverages and covergroups • Running simulations and debugging simulation results • Reviewing verification results for Tape-out sign-off • Communicating with stakeholders (design/test/verification)to facilitate teamwork and efficient sharing of information and exchange of ideas.
Minimum Requirements:• Bachelors degree in electrical/computer engineering or related fields with 6 years of work experience doing verification in the semiconductor industry • Proficient in SystemVerilog and SystemVerilog OOP • Fluency in utilizing scripting languages such as Perl / Python• Proficient (through work experience) in verification using UVM • Strong experience writing SystemVerilog Assertions (SVA) • Understanding of Analog schematic and experience with Cadence Virtuoso • Basic understanding of digital design using Verilog • Ability to communicate and work effectively with geographically dispersed teams of mixed-signal, digital design and analog design engineers
By applying to this role you understand that we may collect your personal data, store and process it on our systems. For more information please see our Privacy Notice (
A fantastic opportunity for an experienced Verification Engineer to join a market leading Semiconductor company, who specialise in MEMS precision timing.
This role will be performed alongside the team in Delft (The Netherlands), and the company can offer Visa and Relocation Support where required.
Responsibilities:• Developing SV-RNM models for both analog and mixed-signal circuits • Developing verification plan from chip or block specifications • Developing UVM-based verification environment (scoreboards, monitors, sequencers, etc.) • Developing digital-top verification in System Verilog• Defining and writing System Verilog Assertions (SVA) • Defining and writing functional coverages and covergroups • Running simulations and debugging simulation results • Reviewing verification results for Tape-out sign-off • Communicating with stakeholders (design/test/verification)to facilitate teamwork and efficient sharing of information and exchange of ideas.
Minimum Requirements:• Bachelors degree in electrical/computer engineering or related fields with 6 years of work experience doing verification in the semiconductor industry • Proficient in SystemVerilog and SystemVerilog OOP • Fluency in utilizing scripting languages such as Perl / Python• Proficient (through work experience) in verification using UVM • Strong experience writing SystemVerilog Assertions (SVA) • Understanding of Analog schematic and experience with Cadence Virtuoso • Basic understanding of digital design using Verilog • Ability to communicate and work effectively with geographically dispersed teams of mixed-signal, digital design and analog design engineers
By applying to this role you understand that we may collect your personal data, store and process it on our systems. For more information please see our Privacy Notice (
Belangrijke informatie
-
BedrijfsnaamEuropean Tech Recruit -
PositieAMS Verification Engineer (UVM/SV) - CMOS - Visas Supported”
-
Melden -
Advertentie blokkeren
Veiligheidstips
Betaal een potentiele werkgever niets om een baan te krijgen.
Gerelateerde zoekopdrachten
Meer informatie over deze advertentie
AMS Verification Engineer (UVM/SV) - CMOS - Visas Supported” is geplaatst in de Den Haag techniek rubriek op Locanto.
In deze rubriek zijn er momenteel geen andere advertenties geplaatst in Den Haag.
Geïnteresseerd in meer? Verbreed je zoekopdracht om advertenties in nabijgelegen gebieden van Den Haag. te bekijken. Dit omvat techniek in Voorschoten, Westland en Wassenaar. In totaal zijn er 23 advertenties binnen een straal van 15 km voor deze rubriek. Als je deze advertenties wilt bekijken, klikt u hier.
